We propose a scalable readout interface for superconducting nanowire singlephoton detector (SSPD) arrays, which we call the AQFP/RSFQ interface. This interface is composed of adiabatic quantum flux parametron (AQFP) and rapid single flux quantum (RSFQ) logic families. The AQFP part reads out the spatial information of an SSPD array via a single cable, and the RSFQ part reads out the temporal information via a single cable. The hybrid interface has high temporal resolution owing to low timing jitter in the operation of the RSFQ part. In addition, the hybrid interface achieves high circuit scalability because of low supply current in the operation of the AQFP part. Therefore, the hybrid interface is suitable for handling many-pixel SSPD arrays. We demonstrate a four-pixel SSPD array using the hybrid interface as proof of concept. The measurement results show that the hybrid interface can read out all of the pixels with a low error rate and low timing jitter.
Introduction
Superconducting nanowire single-photon detectors (SSPDs or SNSPDs) [1] have superior performance in terms of detection efficiency, count rate, and timing jitter [2] [3] [4] , and thus have been used in many research fields, such as quantum optics [5] , quantum information [6] , optical communications [7] , and fluorescent correlation spectroscopy [8] . Lately, a great deal of effort has been spent on the development of multi-pixel SSPD arrays [9] [10] [11] [12] in order to achieve single-photon imagers, which pave the way for new applications such as time-offlight imaging [13] and dark matter detection [14] . In order to develop large single-photon imagers for the above applications, it is crucial to establish efficient readout schemes by which the SSPD pixels are read out via a few coaxial cables. This is because the number of available cables for demonstrating SSPDs is limited by the cooling power of the cryocooler. For instance, in our experimental setup using a 0.1-W Gifford-McMahon (GM) cryocooler [15] , the number of available cables is less than approximately twenty, beyond which the large heat load increases the temperature of the sample stage significantly. To date, several efficient readout schemes, such as row-column multiplexing [16] , frequency multiplexing [17] , and the delay-line approach [18] , have been reported.
We have been developing readout interfaces [11, 19] for SSPD arrays using rapid single flux quantum (RSFQ) logic [20] , which read out the SSPD pixels via a single cable by digitizing and encoding the spatiotemporal information of an SSPD array at cryogenic temperature. RSFQ logic is of sufficiently low power (~400 nW per Josephson junction) so as to be suitable as readout interfaces for SSPDs. However, the amount of bias current (~150 µA per Josephson junction) for an RSFQ interface increases with the circuit complexity. Therefore, at some point, large bias current and the parasitic resistance in the equipment (e.g., cables, connectors, and bonding wires) inside the cryocooler generate significant Joule heating and increase the temperature of the sample stage. We found that the temperature of the RSFQ interface chip placed on the sample stage in a 0.1-W GM cryocooler increased from 2.7 K to approximately 6 K by supplying a bias current of 370 mA to the RSFQ chip [21] , which indicates that the scalability of RSFQ interfaces (i.e., the number of pixels that an RSFQ interface can handle) is limited by the amount of bias current. Therefore, readout interfaces that operate with both low power and low supply current are required in order to demonstrate many-pixel SSPD arrays.
In a previous study [22] , we proposed using adiabatic quantum flux parametron (AQFP) logic [23] as readout interfaces for SSPDs because AQFP circuits can operate with both low power and low supply current. AQFP logic is a low-power superconductor logic family based on the quantum flux parametron (QFP) [24, 25] . AQFP gates maximize the benefit of adiabatic switching [26, 27] by reducing the characteristic times of Josephson junctions, thereby achieving a power dissipation of 7 pW per Josephson junction at 5-GHz operation [28] . Moreover, since AQFP gates are serially biased by AC excitation currents [29] , the amount of the supply currents (a few milliamps) does not increase with the circuit complexity [30] . We developed an AQFP interface for a single-pixel SSPD and demonstrated photon detection with a low error rate in a 0.1-W GM cryocooler [31] .
In the present study, we propose a scalable readout interface for multi-pixel SSPD arrays using AQFP logic, which we call the AQFP/RSFQ hybrid interface. This interface is composed of AQFP and RSFQ circuits. The former outputs the spatial information (which pixel absorbs a photon) via a single cable, and the latter outputs the temporal information (when a photon is absorbed) via a single cable. A drawback of AQFP logic is that its temporal resolution is low due to synchronous operation (i.e., signals are sampled by AC excitation currents). Thus, in the hybrid interface, temporal information is obtained by the RSFQ circuits, which have high temporal resolution owing to asynchronous operation with low timing jitter [11] . Furthermore, since most of the parts of the hybrid interface are designed using AQFP logic, the supply current for the hybrid interface does not increase with the circuit complexity. Therefore, the hybrid interface achieves both high temporal resolution and high circuit scalability and thus is suitable for handling many-pixel SSPD arrays. Here, we demonstrate a four-pixel SSPD array using a hybrid interface as proof of concept. The measurement results show that the hybrid interface can read out the SSPD pixels with a low error rate and low timing jitter.
AQFP/RSFQ hybrid interface
Figure 1(a) illustrates a block diagram of an AQFP/RSFQ hybrid interface for N = 4, where N is the number of the pixels in the SSPD array. For simplicity, it is assumed that each pixel in the array is read out via an individual wire (i.e., the SSPD array is connected to the hybrid interface via N wires) and that pulsed current Iin appears on one of the N wires when the SSPD array detects a photon. The blocks with blue frames represent AQFP circuits, and those with red frames represent RSFQ circuits. The AQFP part digitizes and encodes the signal currents from the SSPD array, generating voltage signals Vaqfp for spatial information. The RSFQ part merges the signal currents using a stack of N DC superconducting quantum interference devices (DC-SQUIDs) and generates voltage signals Vrsfq for temporal information. Figure 1 (b) shows typical waveforms for N = 4, where Iin1 through Iin4 are the signal currents from pixels 1 through 4 in the SSPD array, respectively. The rising edge of Vrsfq shows the temporal information owing to event-driven asynchronous operation in the RSFQ part. The serial data on Vaqfp show the spatial information (i.e., the pixel address of the SSPD array), where Vaqfp is in the form of unipolar return-to-zero encoding and the first bit represents a flag signal. The point is that the spatiotemporal information (Vrsfq and Vaqfp) of the SSPD array can be read out using only two coaxial cables, which helps reduce the number of cables required for demonstrating an SSPD array. Furthermore, the amount of the supply current for the hybrid interface does not increase with N. While the complexity of the AQFP part increases with N, the amplitude of the excitation current for the AQFP part is independent of N because of serial biasing. For the RSFQ part, only the number of DC-SQUIDs in the stack increases with N, which does not increase the amount of the bias current for the RSFQ part. Thus, the amount of the supply currents for both AQFP and RSFQ parts is independent of N, which indicates that the hybrid interface is suitable for handling many-pixel SSPD arrays with large N. The details of both AQFP and RSFQ parts are given below. The AQFP part operates as follows. Each wire from the SSPD array is terminated by a comparator [22] . The comparators sample Iin in synchronization with AC excitation currents, thereby converting Iin into a logic-1 train. The N-bit parallel data from the comparators are reduced to log2N-bit parallel data by a binary encoder. Here, a 1-bit flag signal (which becomes high when any of the SSPD pixels absorbs a photon) is also generated by a flag generator, which ORs the outputs from the comparators. The outputs from the binary encoder and the flag generator are composed of logic-1 trains. However, the number of 1s in a train depends on the amplitude and timing of Iin, which is not convenient from the viewpoint of post-processing [22] . Thus, each logic-1 train is converted into a single logic 1 by a risingedge detector, which produces a logic 1 when the input changes from 0 to 1. Figure 1(c) shows a schematic of the rising-edge detector. Here, f1 through f4 represent excitation phases, along which logic operations are performed with a phase separation of 90°. The AND gate compares the last input with the second to last input, producing a logic 1 when the input changes from 0 to 1. The (1+log2N)-bit parallel data from the rise-edge detectors are converted into (1+log2N)-bit serial data by a parallel-to-serial converter [32] . Finally, (1+log2N)-bit serial voltage signals Vaqfp, the first bit of which is a flag bit and the other log2N bits of which represent the spatial information of the SSPD array, are output from the voltage driver [33] .
The RSFQ part operates as follows. The N wires from the SSPD array are magnetically coupled to a stack of N DC-SQUIDs, where each wire is coupled to a DC-SQUID. One of the DC-SQUIDs in the stack is turned into a voltage state when Iin appears on one of the N wires because the DC-SQUID stack is biased by a DC bias current Isqd. As a result, the current signal Itmp flows into a high-sensitivity DC/SFQ converter [34] , which converts Itmp into an SFQ-pulse train, via a resistor Rtmp. The first pulse in the SFQ-pulse train sets a voltage driver [35] to a voltage state. Note that the number of SFQ pulses in a pulse train generated by the DC/SFQ converter is not considered because only the first pulse turns the voltage driver into a voltage state, which ensures wider operating margins with regard to Isqd compared to a similar approach [34] (which attempts to generate a single SFQ pulse from a DC-SQUID stack). Finally, a voltage signal Vrsfq is output from the voltage driver. The rising edge of Vrsfq represents the temporal information of the SSPD array because the RSFQ part is composed of event-driven asynchronous circuits. Here, Vrsfq is reset to a zero-voltage state by a reset signal generated in the AQFP part. A falling-edge detector, which is designed in a similar manner to the rising-edge detector shown in Fig. 1(c) , generates a logic 1 (reset signal) when the input (flag bit) changes from 1 to 0, i.e., Iin decays. Then, the reset signal is sent to the voltage driver from the falling-edge detector via an AQFP/RSFQ interface [36] . The circuit parameters of the DC-SQUID stack in the current design are as follows. The critical current of the Josephson junctions is 100 µA (the critical current density is 2.5 kA/cm 2 and the McCumber parameter [37] is 4), and the LIc product of a DC-SQUID is 0.386Φ0, where Φ0 is the flux quantum. The mutual inductance between a wire from the SSPD array and the DC-SQUID is 64.8 pH, which is optimized for an Iin of approximately 15 µA. Fig. 2 . Micrograph of the hybrid interface for N = 4. The chip die size is 5 mm by 5 mm. In this design, a parallel-to-serial converter is not implemented in the AQFP part.
Experiment
As proof of concept, we demonstrate a four-pixel SSPD array using an AQFP/RSFQ hybrid interface. Figure 2 shows a micrograph of a hybrid interface for N = 4 that was fabricated using the 2.5 kA/cm 2 Nb standard process (STP2) [38] provided by the National Institute of Advanced Industrial Science and Technology (AIST). The chip die size is 5 mm by 5 mm. Note that in this design a parallel-to-serial converter is not implemented. Thus, the AQFP part has three outputs (Vflg, Vaqfp1, and Vaqfp2) and three voltage drivers, where Vflg represents a flag bit, and Vaqfp1 and Vaqfp2 show the pixel address. The AQFP part is powered by a pair of AC excitation currents (Ix1 and Ix2) and a DC offset current Id [29] . In the present study, the frequency of Ix1 and Ix2 is set to 150 MHz, which corresponds to the sampling frequency of the comparators. The logical threshold of the comparators is adjusted by the reference current Iref [22] , which sets the logical threshold of each comparator to 5 µA in this experiment. The RSFQ part is powered by the main bias current Ib, the bias current for the DC/SFQ converter Ids, and the bias current for the DC-SQUID stack Isqd. The total supply current Itot for the hybrid interface is 31.5 mA, most of which is attributed to Ib (28.1 mA). As mentioned above, Itot does not increase with N. Thus, even for large N, the supply current for the hybrid interface can be kept sufficiently small for the implementation using a compact cryocooler, such as a 0.1-W GM cryocooler. Fig. 2 , both of which are placed in the same 0.1-W GM cryocooler. The SSPD array and the hybrid interface are stored in separate packages and are interconnected using coaxial cables and T-type connectors, as shown in Fig.  3(b) , which is a photograph of the sample stage. The temperature of the sample stage was 2.49 K. The SSPD array is a four-element array [39] made of NbTiN with a total area of 40 µm × 40 µm, and each SSPD is a superconducting nanowire avalanche photon detector (SNAP) [40] in which two nanowires are connected in parallel. The switching currents of the four SSPDs range from 40 µA to 42 µA. A 10-MHz pulsed laser applies 1,550-nm optical inputs, the photon count of which ranges from 0.01 per pulse to 1,000 per pulse via a power controller and an optical attenuator, to the SSPD array. The SSPD array generates pulsed current Ifire when detecting a photon. Half of Ifire (Iin) is sampled by the hybrid interface, and the other half is directly output from the cryocooler. Thus, the outputs from both the SSPD array and the hybrid interface can be observed. Here, Vsspd1 through Vsspd4 represent the voltage signals from pixels 1 through 4 of the SSPD array, respectively. Moreover, Vflg is not observed to save the number of cables. All of the outputs are amplified using low-noise amplifiers (LNAs). During measurement, only one pixel is biased by dc bias current Isspd (i.e., the other three pixels are non-active) to easily compare the outputs from the SSPDs with those from the hybrid interface, as will be shown later. Here, Isspd is set to 36 µA, so the amplitude of Iin is approximately 18 µA. Figures 4(a) through 4(d) show the measurement waveforms for pixels 1 through 4, respectively. In addition, Vsspd corresponds to the voltage signal of the pixel under test. For example, Vsspd corresponds to Vsspd1 when demonstrating pixel 1. Figure 4 indicates that the rising edge of Vrsfq shows the timing of photon detection events and that the combination of Vaqfp1 and Vaqfp2 shows the correct pixel addresses. We conduct two types of experiments to demonstrate that the hybrid interface can read out the SSPD array with a low error rate and low timing jitter. First, we observe the count rates of Vsspd, Vrsfq, Vaqfp1, and Vaqfp2 using pulse counters (SR400, Stanford Research Systems) to investigate the correlation between the outputs from the SSPD array and those from the hybrid interface. Figure 5 shows the measurement results of the output count rates as a function of the laser power for each pixel. The green solid lines represent the count rates of Vsspd, and the red circles represent those of Vrsfq. The blue crosses represent the count rates of Vaqfp1, and the blue plus symbols represent those of Vaqfp2. Figure 5 indicates that both AQFP and RSFQ parts read out photon detection events with a low error rate and that correct pixel addresses are generated for all of the pixels. For instance, in Fig. 5(c) for pixel 3, the count rates of Vrsfq and Vaqfp2 agree well with that of Vsspd, while that of Vaqfp1 is zero. This indicates that the correct pixel address (10) is generated with a low error rate. Next, we measure the timing jitter of Vsspd and Vrsfq using an event timer (PicoQuant, HydraHarp 400). Figure 6 shows the measured timing jitter for each pixel. The green solid lines represent the timing jitter of Vsspd, and the red circles indicate those of Vrsfq. The full width at half maximum (FWHM) of the timing jitter of Vsspd ranges from 71 ps to 75 ps, whereas that of Vrsfq ranges from 66 ps to 72 ps. The FWHM of Vrsfq is less than that of Vsspd for all of the pixels, which indicates that the RSFQ part reads out photon detection events with low timing jitter and that the RSFQ part does not deteriorate the timing jitter of SSPDs. 
